General Description. The HT is a serial timekeeper IC which provides seconds, minutes, hours, day, date, month and year information. HT datasheet, HT circuit, HT data sheet: HOLTEK – Serial Timekeeper Chip,alldatasheet, datasheet, Datasheet search site for Electronic. HTSOPLF from HOLTEK >> Specification: Timekeeper IC, Date Time Format (Date/Month/Year Technical Datasheet: HTSOPLF Datasheet.

Author: Aragis Vigami
Country: Comoros
Language: English (Spanish)
Genre: Career
Published (Last): 7 January 2011
Pages: 252
PDF File Size: 16.90 Mb
ePub File Size: 2.15 Mb
ISBN: 829-8-21644-252-7
Downloads: 3457
Price: Free* [*Free Regsitration Required]
Uploader: Nikor

Copy your embed code and put on your site: These are stress ratings only. Data can be de- livered 1 byte at a time burst bytes These bits control the operation of the oscillator and so data can be written to the register array. For datasgeet most up-to-date information, please visit our web site at http: This is to determine whether a read, write, or test cycle is operated and whether a single byte or burst mode transfer is to occur.

Data can be de. A Hz crystal is required to datssheet the correct timing. Download datasheet Kb Share this page. One is in single-byte mode ad the other is in multiple-byte mode.

HT1381 PDF Datasheet浏览和下载

Data outputs are read starting with bit datashset. In order to obtain the correct frequency, two additional load capacities C1, C2 are needed. For data input, the data must be read after the rising edge of SCLK.

The Write Protect Register should be set first before restarting the system or before writing the new data to the system, and it should set as logic 1 in the read cycle.


Holtek reserves the right to alter its products without prior notification. Only three wires are required: The value of the capacity depends on how accurate the crystal is The value of the capacity depends on how accurate the crystal is. The Write Protect bit cannot be written to in the burst mode. The input signal of SCLK is a sequence of a falling edge followed by a rising edge and it is used to synchronize the vatasheet data whether read or write. Refer to the suggestion table of page 7.

Pad Description Pad No. The value of the capacity depends on how datashewt the crystal is. The number of days in each month and leap years are automatically adjusted.

HT Datasheet pdf – Serial Timekeeper Chip (8SOP) – Holtek Semiconductor

The clock halt bit must be set to logic 1 oscillator disabled. The REST pin is also used to terminate either single-byte or burst mode data format. When this bit is set to logic 1, the clock oscillator is stopped and the chip goes into a low-power standby mode. This table illustrates the correlation between Command Byte and their bits: The test mode is used by Holtek only for testing purposes.

For the most up-to-date information, please visit our web site at http: In order to minimize. All other trademarks are the property of their respective owners. In order to obtain the correct datahseet, two additional load capacities C1, C2 are needed. Then, choose either single mode or burst mode to input the data.


Datasneet input and output data starts with bit 0. In total, 16 clock pulses are needed for a single byte mode and 72 for burst mode. Data contained in the clock register is in binary coded decimal format. Stresses exceeding the range specified under?

A Hz crystal is required to. When D5 is logic 1, it is PM, otherwise it? The data bit outputs on the falling edge of the next eight SCLK cycles. The REST pin must be taken low again after the transfer operation is completed.

HT/HT datasheet & applicatoin notes – Datasheet Archive

The applications mentioned herein are used solely for the purpose fatasheet illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application datasheef may present a risk to human life due to malfunction or otherwise. These two bits should first be specified in order to read from and write to the register array properly. Data can be delivered 1 byte at a time or in a burst of up to 8 bytes.

When this bit is written to logic 0, the clock will start. We suggest that you can follow the table on the next page.